Digital System Design
Get the full GTU study material, English & Gujarati textbook PDFs, syllabus curriculum, and solved previous year question papers.
English Book & Chapters
English Book Coming Soon
We are working hard to add this material. Stay tuned for updates!
Follow on Instagram for UpdatesGTU Previous Year Papers
Papers Coming Soon
We are working hard to add this material. Stay tuned for updates!
Follow on Instagram for UpdatesDigital System Design Syllabus — Unit-wise Content
The official GTU curriculum for Digital System Design (subject code 2713111) as prescribed for BE · Semester 1 divides the course into 5 units, covering 38 listed topics. The unit-wise breakdown below is read from the GTU syllabus document for this subject code, so you can check what the course actually covers before deciding which papers to attempt.
Download the official syllabus PDF (2713111)Unit 1 Design of combinational circuit building blocks
- synthesis of logic functions using multiplexers
- binary encoders code converters
- arithmetic comparison circuits
- Shift registers
- Asynchronous counters and synchronous counters
- state diagram
- design of finite state machines
- serial adder
- Asynchronous sequential circuits
- analysis and synthesis
Unit 2 Basic concepts of hardware description languages, Hierarchy,
- logic and delay modelling
- Data-flow and Behavioral styles of hardware description
- Architecture of event driven simulators
- Syntax and Semantics of VHDL/verilog
- Variable and signal types
- arrays and attributes
- expressions and signal assignments
- nets and registers
- Tasks and functions
- Examples of design using VHDL/Verilog
Unit 3 Programmable Logic
- programmable logic devices (PLDs)
- fundamentals of PLD circuits
- PLD architectures: Progrmmable Read Only Memories (PROMs)
- Programmable Array Logic (PAL)
- ALTERA CPLDs
Unit 4 Field Programmable Gate Arrays, Introduction to FPGA, Logic
- Block Architecture
- Routing Architecture
- Programmable Interconnections
- Design Flow
- Xilinx Spartan architecture
- Xilinx Virtex Architecture
- Programming FPGA's
Unit 5 ASIC Design, Custom IC Design Flow, logical and physical
- design steps
- standard cells
- ASIC Cell libraries
- Gate Array Designs
- Programming Technologies
- Introduction to IP cores
Study on Android App:
