Low Power CMOS VLSI Circuit Design
Get the full GTU study material, English & Gujarati textbook PDFs, syllabus curriculum, and solved previous year question papers.
English Book & Chapters
English Book Coming Soon
We are working hard to add this material. Stay tuned for updates!
Follow on Instagram for UpdatesGTU Previous Year Papers
Papers Coming Soon
We are working hard to add this material. Stay tuned for updates!
Follow on Instagram for UpdatesLow Power CMOS VLSI Circuit Design Syllabus — Unit-wise Content
The official GTU curriculum for Low Power CMOS VLSI Circuit Design (subject code 2732604) as prescribed for EAC( · Semester 3 divides the course into 9 units, covering 46 listed topics. The unit-wise breakdown below is read from the GTU syllabus document for this subject code, so you can check what the course actually covers before deciding which papers to attempt.
Download the official syllabus PDF (2732604)Unit 1 Low – Power CMOS VLSI Design
- Sources of Power Dissipation
- Static Power Dissipation
- Active Power Dissipation
Unit 2 Circuit Techniques for Low – Power Design
- Designing for Low – Power
- Circuit Techniques for Power Reduction
Unit 3 Low – Power CMOS Logic Circuits
- Overview of Power Consumption
- Low – Power Design Through Voltage Scaling
- Estimation and Optimization of Switching Activity
- Reduction of Switched Capacitance
- Adiabatic Logic Circuits Exercise Problems
Unit 4 Low Voltage Low – Power Adders
- Standard Adder cells
- CMOS Adder’s Architectures
- BICMOS Adder
- Low – voltage Low – Power Design Techniques
- Current – Mode Adders
Unit 5 Low Voltage Low – Power Multipliers
- Overview of Multiplication
- Types of Multiplier Architectures
- Braun Multiplier
- Baugh – Wooley Multiplier
- Booth Multiplier
- Wallace Tree Multiplier
Unit 6 Low Voltage Low – Power Read – Only Memories
- Types of ROM, Basic Physics of Floating Gate Nonvolatile Devices
- Floating Gate Memories
- Basics of ROM, Low – Power ROM Technology
- Future Trend and Development of ROMs
Unit 7 Low Voltage Low – Power Static Random–Access Memories
- Basic of SRAM
- Memory Cell
- Precharge and Equalization circuit
- Address Transition Detection (ATD)
- Sense Amplifier
- Output Latch
- Low – Power SRAM Technologies
- Future Trend and Development of SRAM
Unit 8 Low Voltage Low – Power Dynamic Random – Access Memories
- Types of DRAM
- Basics of DRAM
- Self – Refresh Circuit
- Half – Voltage Generator (HVG)
- Back – Bias Generator (BVG)
- Boosted-Voltage Generator (BVG)
- Reference – Voltage Generator (BVG)
- Voltage –Down Converter (VDC)
- Future Trend and Development of DRAM
Unit 9 Large Low – Power VLSI System Design and Applications
- Behavioral Level Transforms
- Algorithm and Architecture Level Transforms for Low Power
- Multiple and Dynamic Supply Design
- Gated Clocking
Study on Android App:
